

# Optimus/UMA Schematics Document

Sandy Bridge

Intel PCH

2010-11-09

REV : SD

*DY :None Installed*

*UMA:UMA platform installed*

*PARK:DIS PARK platform installed*

*MADISON:DIS MADISON platform installed*

*Colay :Manual modify BOM*

*MUX : PX*

<Variant Name>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Cover Page**

Size  
A3

Document Number




**LA57**

Rev

**SD**

Date: Friday, December 10, 2010

Sheet 1 of 103



Project code : 91.4IH01.001  
PCB P/N : 48.4IH01.0SA  
Revision : 10254-SA

SYSTEM DC/DC RT8208B 48		CPU DC/DC NCP6131 42~44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	0D85V_S0	DCBATOUT	VCC_CORE

SYSTEM DC/DC UP6111CQHC 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT

SYSTEM DC/DC UP6183AQAG 41	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5

SYSTEM DC/DC UP6111C 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 DDR_VREF_S3

SYSTEM DC/DC NCP5911 44	
INPUTS	OUTPUTS
DCBATOUT	VCC GFXCORE

VGA RT8208B 92	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE







TI CHARGER BQ24745 40	
INPUTS	OUTPUTS
+DC_IN_S5 +PBATT	DCBATOUT

LDO RT9025 47	
INPUTS	OUTPUTS
3D3V_S5	1D8V_S0

SYSTEM DC/DC G9091-180T11U 24,93	
INPUTS	OUTPUTS
3D3V_S5 3D3V_S0	1D5V_S5 1D8V_VGA_S0

LDO RT9026 46	
INPUTS	OUTPUTS
5V_S5	0D75V_S0

PCB LAYER	
L1:Top L2:GND L3:Signal L4:Signal	L5:VCC L6:Signal L7:GND L8:Signal



PCH Strapping Huron River Schematic Checklist Rev.0\_7

Name	Schematics Notes
SPKR	<b>Reboot option at power-up</b> <b>Default Mode:</b> Internal weak Pull-down. <b>No Reboot Mode with TCO Disabled:</b> Connect to Vcc3_3 with 8.2-kΩ <b>- 10-kΩ weak pull-up resistor.</b>
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	<b>Enable Danbury:</b> Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. <b>Disable Danbury:</b> Left floating, no pull-down required.
NV_ALE	<b>Enable Danbury:</b> Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] <b>Disable Danbury:</b> Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	<b>Default = Do not connect (floating)</b> High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE1	Mini Card2(WWAN)
LANE2	Onboard LAN
LANE3	Card Reader
LANE4	Mini Card1(WLAN)
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

SATA Table

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	USB Ext. port 3
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

Processor Strapping Huron River Schematic Checklist Rev.0\_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connectd to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_SFPCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

SMBus ADDRESSES

I <sup>2</sup> C / SMBus Addresses		Ref Des	HURON RIVER ORB	
Device			Address	Hex Bus
EC SMBus 1 Battery CHARGER				BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP				SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI				PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

Core Design:

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File:

Table of Content

Size: A3

Document Number: LA57

Rev: SD

Date: Friday, December 10, 2010

Sheet: 3 of 103

SSID = CPU

Note:  
Intel DMI supports both Lane  
Reversal and polarity inversion  
but only at PCH side. This is  
enabled via a soft strap.


Note:  
Intel FDI supports both Lane  
Reversal and polarity inversion  
but only at PCH side. This is  
enabled via a soft strap.

Note:  
Lane reversal does not apply to  
FDI sideband signals.

Signal Routing Guideline:  
EDP\_ICOMPO keep W/S=12/15 mils and routing  
length less than 500 mils.  
EDP\_COMPIO keep W/S=4/15 mils and routing  
length less than 500 mils.

NOTE.  
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

delete R404&RN 401 @20100630



PCI EXPRESS\* - GRAPHICS

Signal Routing Guideline:  
PEG\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
PEG\_ICOMPI & PEG\_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.



NOTE.  
If PEG is not implemented, the RX&TX pairs can be left as No Connect


PEG Static Lane Reversal

62.10055.321  
2ND = 62.10053.601





<Core Design>

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (PCIe/DMI/FDI)		
Size A3	Document Number LA57	Rev SD
Date: Friday, December 10, 2010	Sheet 4 of 103	

SSID = CPU<sup>5</sup>




```
1210 follow Astro stuff buffer
```



XDP_FREQ#	>>>	XDP_FREQ# 11
XDP_PRODY#	>>>	XDP_PRODY# 11
XDP_BPM0	>>>	XDP_BPM0 11
XDP_BPM1	>>>	XDP_BPM1 11
XDP_BPM2	>>>	XDP_BPM2 11
XDP_BPM3	>>>	XDP_BPM3 11
XDP_BPM4	>>>	XDP_BPM4 11
XDP_BPM5	>>>	XDP_BPM5 11
XDP_BPM6	>>>	XDP_BPM6 11
XDP_BPM7	>>>	XDP_BPM7 11
XDP_TDO	>>>	XDP_TDO 11
XDP_TDI	>>>	XDP_TDI 11
XDP_TRST#	>>>	XDP_TRST# 11
XDP_TCLK	>>>	XDP_TCLK 11
XDP_TMS	>>>	XDP_TMS 11
XDP_DBRESET#	>>>	XDP_DBRESET# 11,19

SSID = CPU





## <Core Design>


**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>CPU (DDR)</b>			
Size A3	Document Number		Rev
	<b>LA57</b>		<b>SD</b>
Date:	Friday, December 10, 2010	Sheet 6 of	103


SSID = CPU



PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	0: Lane Reversed



Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port
	0: Enabled; An external Display Port device is connected to the Embedded Display Port



PCIe Port Bifurcation Straps	
CFG0[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Dev 2 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled


PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xRESEtb de assertion 0: PEG Wait for BIOS for training



# SSID = CPU

## PROCESSOR CORE POWER

53A



VCC Output Decoupling Recommendation:  
 4 x 470 uF at Bottom Socket Edge  
 8 x 22 uF at Top Socket Cavity  
 8 x 22 uF at Top Socket Edge  
 8 x 22 uF at Bottom Socket Cavity

## POWER

SANDY

VCC\_CORE

- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG31 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AF35 VCC
- AF34 VCC
- AF33 VCC
- AF32 VCC
- AF31 VCC
- AF30 VCC
- AF29 VCC
- AF28 VCC
- AF27 VCC
- AD35 VCC
- AD34 VCC
- AD33 VCC
- AD32 VCC
- AD31 VCC
- AD30 VCC
- AD29 VCC
- AD28 VCC
- AD27 VCC
- AC35 VCC
- AC34 VCC
- AC33 VCC
- AC32 VCC
- AC31 VCC
- AC30 VCC
- AC29 VCC
- AC28 VCC
- AC27 VCC
- AC26 VCC
- AA35 VCC
- AA34 VCC
- AA33 VCC
- AA32 VCC
- AA31 VCC
- AA30 VCC
- AA29 VCC
- AA28 VCC
- AA27 VCC
- AA26 VCC
- V35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- V35 VCC
- V34 VCC
- V33 VCC
- V32 VCC
- V31 VCC
- V30 VCC
- V29 VCC
- V28 VCC
- V27 VCC
- V26 VCC
- U35 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- R35 VCC
- R34 VCC
- R33 VCC
- R32 VCC
- R31 VCC
- R30 VCC
- R29 VCC
- R28 VCC
- R27 VCC
- R26 VCC
- P35 VCC
- P34 VCC
- P33 VCC
- P32 VCC
- P31 VCC
- P30 VCC
- P29 VCC
- P28 VCC
- P27 VCC
- P26 VCC

## CORE SUPPLY


## SVID

## SENSE LINES

VIDALERT#  
VIDSLCK  
VIDSOUT

VCC\_SENSE  
VSS\_SENSE


VCCIO\_SENSE  
VSSIO\_SENSE



VCCIO Output Decoupling Recommendation:  
 2 x 330 uF (3 x 330 uF for 2012 capable designs)  
 5 x 22 uF & 5 x 0805 no-stuff at Bottom  
 7 x 22 uF & 2 x 0805 no-stuff at Top

No-stuff sites outside the socket may be removed.  
 No-stuff sites inside the socket cavity need to remain.

R804 need to close to CPU



R801, R802 need to close to CPU

VCCSENSE 42  
VSSSENSE 42

VCCIO\_SENSE 45  
VSSIO\_SENSE 45

<Core Design>


緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (VCC CORE)	
Size	Custom	Document Number	LA57	Rev
Date	Friday, December 10, 2010	Sheet	8	of 103
			SD	




SSID = CPU

VAXG Output Decoupling Recommendation:  
2 x 470 uF at Bottom Socket Edge  
2 x 22 uF at Top Socket Cavity  
4 x 22 uF at Top Socket Edge  
2 x 22 uF at Bottom Socket Cavity  
4 x 22 uF at Bottom Socket Edge




Disabling Guidelines for External Graphics Designs:  
Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed.  
Can be left floating (Gfx VR keeps VAXG rail from floating) if the VR is stuffed



VCCPLL Output Decoupling Recommendation:  
1 x 330 uF  
2 x 1 uF  
1 x 10 uF

## POWER



VAXG\_SENSE 42  
VSSAXG\_SENSE 42


Refer to the latest Huron River Mainstream PDG  
(Doc# 436735) for more details on S3 power  
reduction implementation.

+V\_SM\_VREF\_CNT should have 10 mil trace width

AL1 +V\_SM\_VREF\_CNT <<< +V\_SM\_VREF\_CNT 37


Routing Guideline:  
Power from DDR\_VREF\_S3 and +V\_SM\_VREF\_CNT  
should have 10 mils trace width.

### PROCESSOR VDDQ: 10A




VDDQ Output Decoupling Recommendation:  
1 x 330 uF  
6 x 10 uF

### PROCESSOR VCCSA: 6A




VCCSA Output Decoupling Recommendation:  
1 x 330 uF  
2 x 10 uF at Bottom Socket Cavity  
1 x 10 uF at Bottom Socket Edge



20100721 standard schematic update



Close to CPU





S-HR\_20100609 V1.0

<Core Design>

SSID = CPU





<Core Design>

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

XDP

Size

Document Number

LA57

Rev

SD

Date: Friday, December 10, 2010

Sheet 11 of 103

The image shows a blank sheet of A4 paper with a grid border. The grid has 5 columns and 4 rows. The columns are labeled 5, 4, 3, 2, 1 from left to right. The rows are labeled D, C, B, A from top to bottom. In the center of the page, the word "(Blanking)" is written in large, bold, black font. At the bottom right corner, there is a title block containing the following information:

<Core Design>	
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Reserved	
Size A4	Document Number LA57
Date: Friday, December 10, 2010	Rev SD
Sheet 12 of 103	









(Blanking)

<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**DDR3-SODIMM2**

Size  
A4


Document Number

**LA57**

Rev  
**SD**

Date: Friday, December 10, 2010

Sheet 16 of 103





<Core Design>



**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			<b>PCH (LVDS/CRT/DDI)</b>	
Size	Document Number	Rev		SD
A3	<b>LA57</b>			
Date:	Friday, December 10, 2010	Sheet	17	of 103

SSID = PCH






A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default



BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)

20100720 SW



20100629

Cougar Point

TP1 TP2 TP3 TP4 TP5 TP6 TP7 TP8 TP9 TP10 TP11 TP12 TP13 TP14 TP15 TP16 TP17 TP18 TP19 TP20

TP21 TP22 TP23 TP24

TP25 TP26 TP27 TP28 TP29 TP30 TP31 TP32 TP33 TP34 TP35 TP36 TP37 TP38 TP39 TP40

NVRAM

PCI

USB

COUGAR-GP-U2-NF

5 OF 10

RSVD#AY7 RSVD#AV7 RSVD#AU3 RSVD#BG4

AT10 AT11 AT12 AT13 AT14 AT15 AT16 AT17 AT18 AT19 AT20

RSVD#AU2 RSVD#AT4 RSVD#AT3 RSVD#AT1 RSVD#AY3 RSVD#AT5 RSVD#AV3 RSVD#AV1 RSVD#BB1 RSVD#BA3 RSVD#BB5 RSVD#BB3 RSVD#BB7 RSVD#BE8 RSVD#BD4 RSVD#BF6

RSVD#AV5 RSVD#AV10 RSVD#AT8 RSVD#AY5 RSVD#BA2 RSVD#AT12 RSVD#BF3

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P


USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P


20100725 Annie modify



CRB : 2.2K  
CEKLT: 1K

DMI & FDI Termination Voltage

NV_CLE	Set to Vss when LOW Set to Vcc when HIGH
--------	---



Danbury Technology:  
Disabled when Low.  
Enable when High.


USB Ext. port 1 (HS)

External debug port use on Huron river platform

USB Table

Pair	Device
0	X
1	USB Ext. port 1 (Left Side)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	E-SATA /USB Ext. port 4
9	USB Ext. port 2(CardReader BD)
10	USB Ext. port 3(RJ45_BD)
11	Mini Card1 (WLAN)
12	CAMERA
13	X

SW programming USB\_OC#12\_13 for USB 9



20101019 modify

<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	PCH (PCI/USB/NVRAM)		
Size	Document Number	Rev	SD
A3	LA57		
Date:	Friday, December 10, 2010	Sheet	18 of 103



4 DMI\_RXN[3:0]      

4 DMI\_RXP[3:0]      




4 DMI\_TXN[3:0]      

4 DMI\_TXP[3:0]      



The diagram illustrates the DMI bus structure. It shows two columns of components. The left column contains four processors, each labeled 'P' followed by a number (P0, P1, P2, P3). The right column contains four memory modules, each labeled 'M' followed by a number (M0, M1, M2, M3). Between the processors and memory modules, there are two sets of horizontal lines representing the DMI bus. The top set of lines is connected to the processors and the bottom set of lines is connected to the memory modules. Each processor is connected to the top set of lines, and each memory module is connected to the bottom set of lines. The connections are shown as wavy lines, indicating a flexible or dynamic connection.



Time	Source	Destination	Port	Protocol	Details
20.27	SUS_PWR_ACK	<<<	K16C		SUSWARN#>SUSPW
11,27.97	PM_PWRBTN#	>>>	E20C		PWRBTN#
27	AC_PRESENT	>>>	H20		ACPRESENT>GPIO31
20	BATLOW#	<<<	E10C		BATLOW#>GPIO72
			PM_Ri#		A10C Ri#



Deep S4/S5 **Not** Supported



- 1.VccSUS3\_3 and VccDSW3\_3 will rise at the same time (connected on board)
- 2.DPWROK and RSMRST# will rise at the same time (connected on board)
- 3.SLP\_SUS# and SUSACK# are left as 'no connect'
- 4.SUSWARN# used as SUSPWRDNACK/GPIO30

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled

RTC\_AUX\_S5

DSWODVREN

R1917 1

R1918 1

330KR2J-1-GP

330KR2J-1-GP

Dx





**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Title			
<b>PCH (DM I/FDI/PM)</b>			
Size A3	Document Number <b>LA57</b>	Rev <b>SD</b>	
Date: Friday, December 10, 2010	Sheet 19	of 103	



SSID = PCH




INTVRMEN- Integrated SUS  
1.05V VRM Enable  
High - Enable internal VRs  
Low - Enable external VRs






Flash Descriptor Security Override  
HDA\_SDO Low = Default  
High = Enable

No Reboot Strap  
HDA\_SPKR Low = Default  
High = No Reboot





This signal has a weak internal pull down.  
On Die PLL VR is supplied by 1.5V when  
sampled high, 1.8 V when sampled low.  
Needs to be pulled High for Huron River platform.  
co-operate with R2310

PLL ODVR VOLTAGE  
HDA\_SYNC Low = 1.8V (Default)  
High = 1.5V



20100629 SA




Move Cap close to Device or Connector.




# SSID = PCH

Note:  
For PCH debug with XDP, need to NO STUFF R2218


	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY





GPIO27 has a weak[20K] internal pull up.  
To enable on-die PLL Voltage regulator,  
should not place external pull down.



20100720 SW





20100725



[VRAM\_SIZE1:VRAM\_SIZE2]  
LL=512M / HL=1G / LH=2G



VRAM\_SIZE1  
VRAM\_SIZE2

1G\_512M 512M\_2G



NCTF TEST PIN:  
A4, A44, A45, A46, A5, A6, B3, B47, BD1, BD49, BE1, BE49, BF1, BF49, BG2, BG48, BH3, BH47, BJ4, BJ44, BJ45, BJ46, BJ5, BJ6, C2, C48, D1, D49, E1, E49, F1, F49

PLL ON DIE VR ENABLE  
NOTE: This signal has a weak internal pull-up  
20K  
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT  
DISABLED -- LOW (R2212 STUFFED)



TS Signal Disable Guideline:  
TS\_VSS1, TS\_VSS2, TS\_VSS3 and TS\_VSS4  
should not float on the motherboard. They should  
be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE	
GPI037 (FDI_OVRVLGT)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPI036 (DMI_OVRVLGT)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved  
via soft-strap. The default is integrated clock  
enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT] LOW (R2211) - ENABLED

GPI08 has a weak[20K] internal pull up.  
Integrated Clock Enable functionality is achieved  
via soft-strap. The default is integrated clock  
enable.

<Core Design>

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH (GPIO/CPU)**

Size A3 Document Number: **LA57** Rev: **SD**

Date: Friday, December 10, 2010 Sheet 22 of 103



**SSID = PCH 6A**




&lt;Core Design&gt;



**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>PCH (POWER1)</b>			
Size A3	Document Number		Rev
	<b>LA57</b>		<b>S1</b>
Date:	Friday, December 10, 2010	Sheet 23 of	103

**SSID = PCH**




SSID = PCH



blanking

<Core Design>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Power Button			
Size	Document Number		Rev
A3	LA57		SD
Date:	Friday, December 10, 2010		Sheet 26 of 103



SSID = Thermal


# Thermal sensor

Close to PCH on top side.



between CPU, VGA and DIMM on bottom side




T8




CPU backside or inside the socket

CPU TEMP:

H\_THERMDA and H\_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal diode.



pin6, ALERT# OD  
pin7, SYS\_SHDN# OD



LA57 UMA

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Thermal P2800/Fan Controller P2793		
Size	Document Number	Rev
A3	LA57	SD
Date: Friday, December 10, 2010		
Sheet 28 of 103		






blanking

LA57 UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>reserved</div>		
Size <div>A4</div>	Document Number <div>LA57</div>	Rev <div>SD</div>
Date: Friday, December 10, 2010		Sheet 30 of 103






<Core Design>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>RTS5159 (CARD READER)</b>			
Size	Document Number		Rev
A3	<b>LA57</b>		<b>SD</b>
Date:	Friday, December 10, 2010		
		Sheet	32 of 103
		1	

(Blanking)



<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>LA57</b>		Rev <b>SD</b>
Date: Friday, December 10, 2010		Sheet 33 of	103













( Blanking )

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LA57</div>	Rev <div>SD</div>
Date: Friday, December 10, 2010		Sheet 34 of 103



- 1.If need support USB3.0 wake up from S3, then U3501 VIN should be connected to 1D5V\_S3 power rail.
- 2.If not support USB3.0 wake up function, then short G3501,G3502,R3516.
- 3.If need support USB3.0 wake up from S3,S4,S5, then U3501 VIN should be connected to 3D3V\_S5 power rail.




### Power Sequence


The diagram illustrates the power sequence for the system. It shows the timing of several key signals relative to a common time axis. The signals include:

- 28.42 M\_VP\_PWRGD**: A signal that transitions from low to high, labeled with a green 'DY'.
- 19.27 S0\_PWR\_GOOD**: A signal that transitions from low to high, labeled with a green 'DY'.
- 13.37.45.46.47 RUNPWROK**: A signal that transitions from low to high, labeled with a green 'DY'.
- 19.27.37.47.92 PM\_SLP\_S3M**: A signal that transitions from low to high, labeled with a green 'DY'.
- 3D3V\_5S**: A signal that transitions from low to high, labeled with a green 'DY'.



The diagram also shows the internal components of the power management system, including two L3603 regulators and various capacitors (C3813, C3812). The regulators are labeled with their pin numbers and the capacitors with their values and types.

[illegible]









20100725 modify  
**5 S3 Power Reduction X01 20091111**



**Close to CPU**  
**S3 Power Reduction Circuit SM\_DRAMPWROK**









AD+ total power	R1	R2	AD+ total power	R1	R2
65w	187k (64.18735.6DL)	49.9k	80w	137k	49.9k
90w	121k (64.12135.6DL)	49.9k			


NEAR



SSID = PWR.Plane.Regulator\_5v3p3v




1022 for S3/S5 leakage




<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsueh-shan,  
Taipei Hsien 221, Taiwan, R.O.C.

Title DC/DC 3D3V5V  
Size Document Number LA470  
Date Friday, December 10, 2010 Sheet 41 of 104















## RT9026 for 0D75V\_S3



<Core Design>


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

**TPS51128 1D5V & RT9026PFP-GP 0D75V**

Title			Rev	SD
Size	Document Number			
Date:	Friday, December 10, 2010	Sheet	46	of 103





# RT8208A for VCCSA





<Core Design>

SSID = VIDEO



## LVDS CONNECTOR



For EMI request  
Close to LVDS connector




Panel BL brightness/Power En/BL En




20100706

## CAMERA POWER



**SSID = VIDEO**



### <Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.




### LCD Connector

Size A3	Document Number <b>Huron River</b>	Rev <b>SD</b>
Date: Friday, December 10, 2010	Sheet 49 of 103	



## HDMI CONNECTOR

### Close to HDMI Connector







5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1


( Blanking )

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>S-VIDEO</b>			
Size A4	Document Number <b>LA57</b>		Rev <b>SD</b>
Date: Friday, December 10, 2010		Sheet 53 of	103

(Blanking)


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>LA57</b>		Rev <b>SD</b>
Date: Friday, December 10, 2010		Sheet 54 of	103

SSID = User.Interface

# ITP Connector

H\_CPURST# use pull-up Resistor close  
ITP connector 500 mil ( max ),  
others place near CPU side.





<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ITP			
Size A4	Document Number LA57		Rev SD
Date:	Friday, December 10, 2010	Sheet 55 of	103

SSID = SATA


## SATA HDD Connector




## ODD Connector

SATA\_RX- and SATA\_RX+ Trace  
Length match within 20 mil

Mars:  
Exchange ODD and ESATA differential pair each other.







## SATA Zero Power ODD




SUPPORT ZERO SATA ODD

<Core Design>

緯創資通		Wistron Corporation	
		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD/ODD			
Size A3	Document Number LA57	Rev	SD
Date:	Friday, December 10, 2010	Sheet 56 of	103



# INTERNAL STEREO SPEAKERS



Reserved

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
LA57

Rev  
SD

Date: Friday, December 10, 2010

Sheet 59 of 103

## SPI FLASH ROM (4M byte) for PCH



## <Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

### Flash/RTC

Size

	Document Number
--	-----------------

LA57

SD


Date: Friday, December 10, 2010

Sheet 60 of 103




SSID = USB


RJ45\_USB Board USB Power



I/O Board USB Power



## Left Side USB Power Switch



LX57adName&gt;

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
...	...	...	...	...	...

### USB 2.0/3.0 Port

Size

Document Number
-----------------

**LZ57**

Date: Friday, December 10, 2010

Sheet 62 of 103


Rev

**ST**

102

SSID = User.Interface  
Bluetooth Module conn.


Bluetooth Module



LA57 UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Bluetooth			
Size	Document Number	Rev	
A4	LA57	SD	
Date:	Friday, December 10, 2010	Sheet	63 of 103

**20.K0320.006**



LA57 UMA

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

**RESERVED**Size  
A4

Document Number
-----------------

**LA57**Rev  
**SD**


Date: Friday, December 10, 2010

Sheet 64 of 103

SSID = Wireless

## Mini Card Connector(802.11a/b/g/n)

R6504~R6509 close to Debug connector





LA57 UMA

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
MINICARD(WLAN)/TP CONN  
Size A3 Document Number  
LA57 Rev SD  
Date: Friday, December 10, 2010 Sheet 65 of 103

SSID = Wireless

## Mini Card Connector(WWAN)



WWAN  
20.F1764.052  
2ND = 20.F1518.052  
3RD = 62.10043.981

<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title				
WWAN Connector				
Size A3	Document Number LA57			Rev SI
Date:	Friday, December 10, 2010	Sheet	66	of 103









SSID = KBC

## Internal KeyBoard Connector





ID KEY MATRIX	SENSE			
	27	28	29	30
	ID0	ID1	ID2	GND
US	GND	GND	X	GND
GB	GND	X	X	GND
JP	X	GND	X	GND


<<<KROW[0..7] 27  
 >>>KCOL[0..17] 27




SSID = Touch.Pad







LA57 UMA

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Dubug connector</b>			
Size A4	Document Number <b>LA57</b>		Rev <b>SD</b>
Date: Friday, December 10, 2010		Sheet 71 of	103

(Blanking)


LA57 UMA

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LA57</div>	Rev <div>SD</div>
Date: Friday, December 10, 2010		Sheet 72 of 103

( Blanking )

LA57 UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LA57</div>	Rev <div>SD</div>
Date: Friday, December 10, 2010		Sheet 73 of 103



LA57 UMA

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>	
Title <div>CARD Reader CONN</div>	
Size <div>A4</div>	Document Number <div>LA57</div>
Date <div>Friday, December 10, 2010</div>	Rev <div>SD</div>
Date <div>Friday, December 10, 2010</div> Sheet <div>74</div> of <div>103</div>	

5	4	3	2	1
D				D
C				C
B				B
A				A

LA57 UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>New Card</div>		
Size <div>A4</div>	Document Number <div>LA57</div>	Rev <div>SD</div>
Date: Friday, December 10, 2010		Sheet 75 of 103

(Blanking)

LA57 UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LA57</div>	Rev <div>SD</div>
Date: Friday, December 10, 2010		Sheet 76 of 103






(Blanking)

LA57 UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LA57</div>	Rev <div>SD</div>
Date: Friday, December 10, 2010		Sheet 77 of 103


LED Bord CONN.




LZ57 => Analog Mic => Add analog circuit.

LA57 => Digital Mic


LZ57 Touch Pad LED



20101019 change L8607 L8608 L8609




# G-Sensor



STMicro LIS34AL: 74.00034.0BZ  
ADXL335 : 74.00335.0BZ

## Layout Comment :

- (1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.
- (2) Avoid routing under DCDC switching area.



	ADXL322	
	LIS244AL	No Accel
	LIS34AL	
R530	NO_ASM	ASM
R509	ASM	ASM
All other	ASM	NO_ASM

<Core Design>

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>G-Sensor</b>		
Size Custom	Document Number <b>LA57</b>	Rev <b>SD</b>
Date: Friday, December 10, 2010	Sheet 79	of 103

( Blanking )

LA57 UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LA57</div>	Rev <div>SD</div>
Date: Friday, December 10, 2010		Sheet 80 of 103


( Blanking )

LA57 UMA



<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>Reserved</div>	
Size <div>A4</div>	Document Number <div>LA57</div>
Date <div>Friday, December 10, 2010</div>	Rev <div>SD</div>
Sheet 81 of 103	

20100728 swap net

## RJ45\_USB CONN.



## Card Reader Board CONN.






LA57 UMA

**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title			<b>IO Board Connector</b>	
Size	Document Number	Rev		
A3	<b>LA57</b>	<b>SD</b>		
Date:	Friday, December 10, 2010	Sheet	82	of 103



Pin Number	Function
1	IFPA1Q
2	IFPAB_PLLVDD
3	IFPAB_RST
4	IFPA_OVDD
5	IFPB_OVDD
6	IFPB_TXC4
7	IFPB_TXC5
8	IFPB_TXC6
9	IFPB_TXC7
10	IFPB_TXC8
11	IFPB_TXC9
12	IFPB_TXC10
13	IFPB_TXC11
14	IFPB_TXC12
15	IFPB_TXC13
16	IFPB_TXC14





# HDMI Interface






DC tolerance +/- 75mV  
AC tolerance +/- 50mV < 100MHz






Should be placed near GFX



Follow KN3 same as LA46



**I2CA=>CRT, I2CC=>LVDS.**

VIDEO MEMORY				
	<b>HYNIX</b> <b>128Mx16</b> <b>0110</b> <b>800/900MHz</b>	<b>SAMSUNG</b> <b>128Mx16</b> <b>0111</b> <b>800/900MHz</b>	<b>HYNIX</b> <b>64Mx16</b> <b>0010</b> <b>800/900MHz</b>	<b>Samsung</b> <b>64Mx16</b> <b>0011</b> <b>800/900MHz</b>
<b>ROM_SI</b> <b>PD</b> <b>R8627</b>	<b>34.8Kohm</b> <b>64.34825.6DL</b>	<b>45.3Kohm</b> <b>64.45325.6DL</b>	<b>15Kohm</b> <b>64.15025.6DL</b>	<b>20Kohm</b> <b>64.20025.6DL</b>

[illegible]

	N13P-06	N13P-0V	N13M-05	N13P-0V1
Device ID	0x00F5	0x0160	0x0054	0x0054
Package	0853-13	0853-13	0853-13	0853-13
Firmware	Yes, GP10B based	Yes, GP11B based	Yes, GP11B based	Yes, GP11B based
FEK_VDDO_V3V3	3.3V	3.3V	3.3V	3.3V
GPIO	DY	Full down 150 ohm	Full down 150 ohm	DY
MULTI_STROBE_READ_GPIO	R8312: 64 10205 GND R8313: 64 40205 GND	R8312: 64 10205 GND R8313: 64 40205 GND	Full down 150 ohm R8312: 64 10205 GND R8313: 64 40205 GND	DY
StrobeSetting	45 ohm pull high R8310: 64 40205 GND	45 ohm pull high R8310: 64 40205 GND	45 ohm pull high R8310: 64 40205 GND	45 ohm pull high R8310: 64 40205 GND
StrobeSetting	150 ohm pull low R8313: 64 10205 GND	150 ohm pull low R8313: 64 10205 GND	150 ohm pull low R8313: 64 10205 GND	150 ohm pull low R8313: 64 10205 GND
StrobeSetting	150 ohm pull low R8316: 64 10205 GND	150 ohm pull low R8316: 64 10205 GND	150 ohm pull low R8316: 64 10205 GND	150 ohm pull low R8316: 64 10205 GND
StrobeSetting	DY	50 ohm pull low R8315: 64 10205 GND	50 ohm pull low R8315: 64 10205 GND	DY
StrobeSetting	DY	150 ohm pull low R8317: 64 10205 GND	150 ohm pull low R8317: 64 10205 GND	DY
StrobeSetting	150 ohm pull high R8317: 64 10205 GND	150 ohm pull high R8317: 64 10205 GND	150 ohm pull high R8317: 64 10205 GND	150 ohm pull high R8317: 64 10205 GND
ROM_5V_setting	35 ohm pull high R8316: 64 10205 GND	35 ohm pull high R8316: 64 10205 GND	35 ohm pull high R8316: 64 10205 GND	35 ohm pull high R8316: 64 10205 GND
ROM_5V_setting	35 ohm pull high R8316: 64 10205 GND	35 ohm pull high R8316: 64 10205 GND	35 ohm pull high R8316: 64 10205 GND	35 ohm pull high R8316: 64 10205 GND
ROM_5V_setting	35 ohm pull high R8316: 64 10205 GND	35 ohm pull high R8316: 64 10205 GND	35 ohm pull high R8316: 64 10205 GND	35 ohm pull high R8316: 64 10205 GND
HWVDIO_VDDO	0.95V/0.975V	1.21/0.92V	1.21/0.92V	0.9/0.93V
P12	0.85V	GP11B doesn't have P12 any more	GP11B doesn't have P12 any more	0.825V
P12	0.85V	GP11B doesn't have P12 any more	GP11B doesn't have P12 any more	0.825V
FBCLM_Temperature	Stu#162 ohm	Stu#162 ohm	Stu#162 ohm	Stu#162 ohm











**\*VRAM**




Date: Friday, December 10, 2010 Sheet 89 of 103





DG requires 4x0.1uF and 8x1.0uF per VRAM chip



VIDEO FRAME BUFFER PORT C



1D5V\_VGA\_S0  
SC10UB03V200-CP  
OPS  
CLOSE TO THE MEMORY




VIDEO FRAME BUFFER PORT C

«Core Design»

<b>緯創資通</b> <b>Wistron Corporation</b> 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 321, Taiwan, R.O.C.		
<b>File</b> <b>VRAM CHANNEL-C</b>		
<b>Size</b> A2	<b>Document Number</b> <b>LA57</b>	<b>Rev</b> SD
<b>Date:</b> Friday, December 10, 2010 <b>Sheet</b> 91 <b>of</b> 103		

SSID = PWR.Plane.Regulator\_GFX





1D05V\_VTT

U5302

10k

100nF

1D05V\_VGA\_S0

3.6A

ADI468-OP

84.04468.037

2nd = 84.04800.037 OPS

(Blanking)

(Blanking)

LA57 UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Switch


Size  
A3

Document Number  
LA57

Rev  
SD

Date: Friday, December 10, 2010

Sheet 95 of 103




LA57 UMA

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>TOUCH PANEL</div>		
Size <div>A4</div>	Document Number <div>LA57</div>	Rev <div>SD</div>
Date: Friday, December 10, 2010		Sheet 96 of 103


## CPU Plate








## VGA Std-Off



## Structure boss



## MiniPCI Std-Off



1127 change

## POWER TESTING POINT--TOP





## POWER TESTING POINT--Bottom



## Check test point



Test Point放在Dimm Door打開可量測處



<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
UNUSED PARTS/EMI Capacitors		
Size	Document Number	Rev
A3	LA57	SD
Date:	Sheet	of
Friday, December 10, 2010	97	103

(Blanking)

## <Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Issue	Page
1. The Effect of Temperature on the Rate of Reaction	John Doe	2018	Journal of Chemical Education	95	3	456-462
2. Kinetics of the Reaction Between Hydrogen Peroxide and Potassium Iodide	Jane Smith	2017	Journal of Chemical Education	94	2	234-240
3. The Effect of Concentration on the Rate of Reaction	Michael Brown	2016	Journal of Chemical Education	93	1	123-129
4. The Effect of Surface Area on the Rate of Reaction	Sarah White	2015	Journal of Chemical Education	92	4	567-573
5. The Effect of Catalyst on the Rate of Reaction	David Green	2014	Journal of Chemical Education	91	5	678-684

## Change History

Size  
A4

Document Number

**LA57**Rev  
S

SD


Date: Friday, December 10, 2010

Sheet	98	of	103
-------	----	----	-----

# Intel-Power Up Sequence


(AC mode)



red word: KBC GPIO



(DC mode)


red word: KBC GPIO









PCH SMBus Block Diagram



KBC SMBus Block Diagram



# Thermal Block Diagram



# Audio Block Diagram

